Harold's Flip-Flops Cheat Sheet 13 June 2020

S-R Flip-Flop (Edge-Triggered)					
Style	NAND-NAND AND-NOR				
Circuit					
Symbol	S CLK $Pulse$ $transition$ $detector$ R Q' R CLK R Q' R CK R Q K R				
Truth Table	SR Q_{next} Action00QNo change, Hold010Reset $(Q \rightarrow 0)$ 101Set $(Q \rightarrow 1)$ 11XInvalid, Not allowed				
Boolean Equation	$Q_{next} = \bar{R}Q_{prev} + \bar{R}S = \bar{R}(Q_{prev} + S)$				
Name Origin	SR for Set-Reset				
Observations	A Flip-Flop is a Latch with 2 AND/NAND gates added for clock input to trigger data flow from left to right				
Applications	• Storing a single bit of data, 1 or 0				
TTL Chips	74x71.74Lx74				

D Flip-Flop (Edge-Triggered)					
Style	NAND-NAND AND-NOR				
Circuit					
Symbol	$D \longrightarrow D \qquad Q \qquad Q \qquad D \qquad S \qquad Q$ $CLK \longrightarrow CLK \qquad CLK \qquad CLK \qquad \overline{Q} \longrightarrow \overline{Q}$				
Truth Table	InputsOutputsActionDCLK Q_{next} Q'_{next} 0 \uparrow 01Reset (Q \rightarrow 0)1 \uparrow 10Set (Q \rightarrow 1)				
Boolean Equation	$Q_{next} = D$				
Name Origin	D for <u>Delays</u> , since it delays the signal until the next active clock transition				
Observations	 Made with S-R flip-flop with input S inverted for input R Stores a single bit after the edge-triggered clock pulse 				
Applications	 Storing Bits (memory) in a pipeline Event Detection 74w74, 74w70, 74w171, 74w172 				



J-K Flip-Flop (Edge-Triggered)				
Style	NAND-NAND AND-NOR			
Circuit				
Symbol	Pre Pre Q Clr Pre Q Clr			
Truth Table	InputsOutputsJKCLK Q_{next} Q'nextAction00 \checkmark QQ'Hold, No change01 \checkmark 01Reset (Q \rightarrow 0)10 \checkmark 10Set (Q \rightarrow 1)11 \checkmark Q'QToggle, Change (1 \rightarrow 0)			
Boolean	$Q_{next} = J\bar{Q}_{prev} + \bar{K}Q_{prev}$			
Name Origin	None, other than I and K are adiacent letters in the alphabet			
Observations	 Same as S-R flip-flop except 2 feedback lines added Fixes the invalid 1-1 state 			
Applications	 Frequency Division: If J = K = HIGH, then clock frequency divider (^f/₂) <u>Counting</u>: If cascaded with Q_A wired to JK_B CLK, then Q_A = LSB and Q_B=MSB <u>Sequence Detection</u>: If cascaded with Q_A→J_B and Q'_A→K_B, then tap Q/Q's for 1/0 pattern, then AND for output 			
I I L Chips	/4x00, /4x09, /4x/0, /4x/3, /4x/0, /4x101, /4x102, /4x103, /4x10/			

Copyright © 2020 by Harold Toomey, WyzAnt Tutor

T Flip-Flop (Edge-Triggered)					
Style	NAND-NAND		AND-NOR		
Circuit		Cik –			
Symbol					
Truth Table	InputsOrTCLK Q_{next} 0 \uparrow Q1 \uparrow Q'	Q'next Q' Q	Action No change, Hold Change, Toggle		
Boolean Equation	$Q_{next} = \bar{Q}_{prev}$				
Name Origin	T for <u>Toggle</u> , since it changes stat	e on the trig	gering edge of the clock pulse		
Observations	 Made with J-K flip-flop with input T connected to both J and K Implements the two middle rows of the J-K flip-flop truth table 				
Applications	• <u>Frequency Division</u> : If $J = K = HIGH$, then clock frequency divider $\binom{f}{2}$				
TTL Chips	74x374 or use J-K flip-flop chips				





Credit: Diagrams taken from "ECPI University EET 230 – Digital Systems II", Wikipedia, and Google images.